SAR : Shift Arithmetic Right (divide signed by a power of two)

The register is shifted towards the LSB, by a number of bits indicated either by a source register or the optional 16 immediate field (only the 5 LSB are taken into account in both cases). The MSBs of the result are filled with the original sign bit, while the logic shift (SHR) fills the MSB with 0s.