The processor will change the CQ register if the source register's LSB (in SRC1) is not set (the value is even).
The current queue is then given by the 2-bit field located in SRC2.
The Imm16 field is not used because the negation field already provides with a XOR.