This page generates a configuration file for the VHDL code. The rest of the VHDL code is in its own directory.
The configuration and options of a particular YASEP implementation are collected and stored in a "profile". You can edit and save it, after you import one of these existing profiles:
Program Counter width: bits
(including the cleared LSB)