The bits of the source register (snd) are shifted towards the LSB, by a number of bits indicated either by
The MSB of the result are filled with 0s for this logic shift, while the arithmetic shift (SAR) fills the MSB with the value of the original MSB.