Please read this page from the main YASEP interface
version 2011-09-20

SAR : Shift Arithmetic Right (divide signed by a power of two)

The bits of the source register (snd) are shifted towards the LSB, by a number of bits indicated by either

The MSBs of the result are filled with the original sign bit, while the logic shift (SHR) fills the MSB with 0s.